Electronics&Communication

The Design of Low-area 32-bit AES Encryption/Decryption System on FPGA

The Design of Low-area 32-bit AES Encryption/Decryption System on FPGA Author: Wattanit Hortrakool, AAI AlHarbiy, Ji Song, Xiao-Yang Ji, Yu-Ou Jiang Department of Electrical and Electronic Engineering, University of Sheffield This work is a part of my coursework. It’s unpublished yet and post here under the Creative Commons Attribution-ShareAlike 3.0 Unported License.